master write done signal high on startup

Hi, I designed a Verilog unit which interacts with the SDRAM by means of two Avalon MM Master Templates (which I just abruptly downloaded and added to my Sopc builder Nios System after adjusting my c...