Forum Discussion

Icon for Contributor rank

Contributor

4 years ago

Solved

LVDS SERDES

Hi,

I have IP serdes in my FPGA (FPGA A) -

This SERDES have connection with another FPGA (other board - FPGA B)

According to my project requirements - I should inject(output) and get(input) clocks from FPGA A to FPGA B

My question is : Should I place both clocks (in & out ) in the dedicated pin clocks or maybe I should do it only for the input clock ?

Thanks

Yishay

AminT_Intel
4 years ago
Hello,

Thanks for the details. Output clock at FPGA A can be placed at any LVDS pair pins and input clock at FPGA B should be sufficient.

Thank you.

5 Replies

AminT_Intel
Regular Contributor
4 years ago
Hello,

There is not enough information about your design but as far as I understand you can put both in and out in the dedicated pin. I'd advise you to check on both conditions you mentioned to see which one works.

Thanks
- ymiler
  Contributor
  4 years ago
  I drew a little VISIO that describe my design :
  
  My problem is : Unlock / Lock indication is depend by FPGA loading
  
  I wonder if the root cause is pin location -
  
  My question is : Should I place both clocks (in & out ) in the dedicated pin clocks or maybe I should do it only for the input clock ?
  
  Note : I dont have the option to locate input & output to SERDES pin dedicated clocks ( because board planning)
  
  Thanks
  - AminT_Intel
    Regular Contributor
    4 years ago
    Hello,
    
    Thanks for the details. Output clock at FPGA A can be placed at any LVDS pair pins and input clock at FPGA B should be sufficient.
    
    Thank you.