Forum Discussion
Altera_Forum
Honored Contributor
12 years agoDo you need a pipelined design? Can you suffer some wait cycles? You could do a bit by bit difference method if you have some spare clock cycles. See the Advanced Synthesis Cookbook for an example (http://www.altera.com/literature/manual/cookbook.zip)