Altera_ForumHonored Contributor13 years agoLogic Analyzer Interface (LAI) destroys my design Hi everyone! I have the following problem: I made a design with PCIe, I²C, SPI and a SRAM-Memory. The I²C- and SPI-Cores are made by myself and connected to the PCIe HIP with some PIOs. The...Show More
Altera_ForumHonored Contributor13 years agoDid you run the timing analyzer when you built the design. Were there any failing paths?
Recent DiscussionsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programmingInquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5F-tile 10GBASE-R firecode FEC IP (Agilex 7)