Forum Discussion

Honored Contributor

15 years ago

JTAG Master

Hi, Does Altera have an appnote or a design example for implementing a JTAG master in its FPGA? The objective is to create an IP that allows Nios II to program external devices through 8 bit pa...

Altera_Forum

Honored Contributor

15 years ago

If you are using an FPGA to program another FPGA, and you have access to the configuration pins on the FPGA you are trying to program, then its pretty easy to write a programmer, eg. Altera has the Parallel Flash Loader (PFL) IP core, and I have written my own version of a similar core:

http://www.ovro.caltech.edu/~dwh/carma_board/fpga_configuration.pdf (http://www.ovro.caltech.edu/%7edwh/carma_board/fpga_configuration.pdf)

Cheers,

Dave

Forum Discussion

JTAG Master

Recent Discussions

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang