JESD204B Loopback

Question

Hi,

Is there a model for the JESD204B IP running in loopback mode? Something similar to what is available for the arriaV native PHY IP (http://www.alterawiki.com/wiki/arria_v_transceiver_phy_basic_design_examples)?

altera_forum · Answer

Are you able to find any option of enabling loopback in the IP? I know that for some IP ie TSE, the loopback option is there. If not, you might need to contact Altera to see if there is any workaround ie editing some files.

Forum Discussion

JESD204B Loopback

1 Reply

Recent Discussions

Agilex-7 AXI MCDMA for PCIe hang

Accessing registers in the PCIE IP beyond MCDMA using system console

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Where is High Speed Transceiver Demo Design in FPGA Wiki ?