Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Is video packet from VIP core always contain full frame?

Hi, I have implemented my custom IP core compatible with VIP Avalon ST-interface. I receive correct control packet and then I'm waiting for video packet with whole video frame data, but I receive ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

As Ted and I said before, the Problem seems to be the Clocked-Video-Input. Maybe it takes some time from startup of the FPGA to a stable input video?!