Forum Discussion
Altera_Forum
Honored Contributor
16 years agoI am not fans of CIC IP cores but judging by your last work there is possibilty of error. You are supposed to drive the input data in once every 100 clks of output clk. By connecting slow clk to valid in you will violate that when clk is high since many fast clks will be enabled.