Altera_ForumHonored Contributor10 years agoInternal memory usage using MegaWizard RAM: 2-port Hi, I am using 8k, 8-bit wide internal 2-port RAM. Here's the instantiation in Verilog: working_ram ram_test ( .data(ram_data_test), // input [7:0] data; .rdaddress(ram_rd_add...Show More
Altera_ForumHonored Contributor10 years agoI don't have any issue with Dual Port Ram. Could you post .qar project?
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design