Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Internal memory usage using MegaWizard RAM: 2-port

Hi, I am using 8k, 8-bit wide internal 2-port RAM. Here's the instantiation in Verilog: working_ram ram_test ( .data(ram_data_test), // input [7:0] data; .rdaddress(ram_rd_add...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

Are you sure you don't write and read same address at same time?

--- Quote End ---

yes, I checked: read only happens after write is complete. I also changed the IP to have read_enable and tried again; but same issue.

thanks,