Forum Discussion

IOzan's avatar
IOzan
Icon for Occasional Contributor rankOccasional Contributor
6 years ago

In the SCFIFO simulation , after asserting the sclr signal, the q output of the SCFIFO is set to X', Why is that?

As documented in the SCFIFO and DCFIFO Megafunction User Guide (PDF), after assertion of the sclr signal, the q output should maintain the last value or display the first data word for SCFIFO.

1 Reply

  • AnandRaj_S_Intel's avatar
    AnandRaj_S_Intel
    Icon for Regular Contributor rankRegular Contributor

    Hi @IOzan​ ,

    Can you attache your simulation image?

    Yes,

    When sclr is asserted, the FIFO megafunction is immediately reset,

    ■ The q[] port flushes the first data in the FIFO on the immediate rising clock edge

    ■ All rdreq and wrreq signals are ignored (as long as the sclr signal remains asserted)

    When aclr is asserted, the FIFO megafunction is immediately reset,

    ■ The q[] output is cleared

    ■ All rdreq and wrreq signals are ignored (as long as the aclr signal remains asserted)

    Refer below image

    Regards

    Anand