Hypertransport 3.0 bridge IP

Hi,

I would like to build a PCIe Gen2 to hypertransport 3.0 bridge. Has anyone evaluated any Hypertransport 3.0 IP?

What bandwidth can you achieve on high end Altera FPGAs compared to Xilinx etc.

Regards, David.