How to: Simulate the UniPHY memory controller interface with custom logic ?

Hello, I've a custom logic which interfaces (in VHDL) with the Avalon interface on the UniPHY controller DDR2 SDRAM, I would like to test it, but I didn't results. First I tried to edit/...