Forum Discussion
Knug
Contributor
5 years agoHow to properly constrain the PFL for STA
Hi @JohnT_Intel
FPGA_dclk output of the PFL (Parallel Flash Loader). FPGA_dclk is an output of the PFL and gets propagated to my top level wrapper output port. The FPGA_dclk is used normally to con...
JohnT_Altera
Regular Contributor
5 years agoHi,
I have received and have reply to you.
Knug
Contributor
5 years agoHi @JohnT_Intel
My last 3 Messages to the private email got back :
Delivery has failed to these recipients or groups:
[email protected] ([email protected]) <mailto:[email protected]>
Your message couldn't be delivered. Despite repeated attempts to deliver your message, querying the Domain Name System (DNS) for the recipient's domain location information failed.