Altera_ForumHonored Contributor14 years agoHow to generate single-end DQS AND DQS# ?Why generate Diff-end DQS singals and DQSn signals when using Migawizard to implement DDR3 contoller with ALTMEMPHY?How to generate single-end DQS AND DQS#?
Recent DiscussionsWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?Agilex 7 I F-Tile Direct PHY: example TB doesn't workAbout the System PLL in Agilex 5Agilex 7 F-Tile 200G hard IP de-feature clarificationAgilex7 F-TILE ethernet hard IP 200GSolved