Altera_ForumHonored Contributor13 years agohow to efficiently drive async SRAM? What's a good way to use async SRAM? I'm working on a Nios II system for a legacy hardware (Cyclone II) which has fast external asychronous SRAM. In fact two IS61LV51216 chips (512k*16, 8ns) in...Show More
Altera_ForumHonored Contributor13 years agoI don't really need a setup time, this must be some artefact to get it right somehow else.
Recent DiscussionsInterface LVDS to Gigabit transceiversAgilex 7 R-Tile CXL IP: D2H write bandwidth does not scale with dual CAFU AXI-MM portsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programming