Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

How do I create AXI3 interface to DDR3 SDRAM Controller with UniPHY?

Hello, I am trying to port an old design to the Arria V GX Starter Kit development board. The old design had a 64-bit AXI3 interface to a custom DDR2 controller but now I need to port it to th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

that's interesting, if you instantiate the Hard Processor System the AXI bus will connect to the DDR3 MM slave, but the AXI Master Agent will not. i'm guessing this may be a bug in the AXI Master Agent?