Forum Discussion
Altera_Forum
Honored Contributor
17 years agoThe last problem we have is that using chainning dma exmemple in verilog the every thing is ok when it is generated in VHDL dma transfers are halted ?!? using the same pc driver and api : (
any ideas ?