Altera_ForumHonored Contributor11 years agoHow can I improve the DDR3 operation speed? Hey Guys: I'm using the DDR3 Uniphy controller on a stratixV board. And now achieved a speed of 800Mhz for memory clock frequency and AFI clk at 200Mhz. I'm trying to improve the speed to be...Show More
Recent DiscussionsStratix 10 fPLL is cascade source mode doesn't lockIs it possible to add on-screen display to the SDI output of an SDI II FPGA IP?User controlled burst refreshCascaded Avalon Stream Multiplexer in Platform Design does not forward valid data packetsF-Tile PCIe Root port - rx_st_hdr_o