Hi,
While compiling a SOF with JTAG to Avalon master IP. Obtained
Warning (12914): The file jtag_master16p0/jtag_master.sopcinfo, is not embedded into sof file as expected. Some tools, such as System Console, may not function fully. Any Solutions ?

Question

And while trying to use the JTAG to Avalon master interface through System console it just hangs for one minute.  Operations are not being completed. I tried searching for this issue in forums but didn't find a solution posted.

anandraj_s_intel · Answer

Hi,Can you help me to recreate the scenario with more information like.Quartus version and edition used?IP's used?Can you share the project file?Can you delete the incremental_db and db folder or other quartus version and try?Also try with example design from below linkhttps://fpgawiki.intel.com/wiki/Using_the_USB-Blaster_as_an_SOPC/Qsys_Avalon-MM_master_TutorialBest Regards,Anand Raj Shankar(This message was posted on behalf of Intel Corporation)

Forum Discussion

Hi, While compiling a SOF with JTAG to Avalon master IP. Obtained Warning (12914): The file jtag_master16p0/jtag_master.sopcinfo, is not embedded into sof file as expected. Some tools, such as System Console, may not function fully. Any Solutions ?

1 Reply

Recent Discussions

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example