Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

HELP!!!Question about Avalon MM Slave Template Use

hi, I'm trying to have a coprocessor (that I built in Verilog and want to deploy on a FPGA) interact with a Nios II Processor System. By now I used the Altera Avalon MM Slave template so I can expose...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Looking at the files there are spaces between each register bank (since each bank supports different access types). Just use the offsets that come in the include file directory of the IP, then you won't need to do the low level addresses.