Altera_ForumHonored Contributor12 years agoHelp,Problem with DDR2 HPCII simulation I have a design using DDR2 HPCII controller(with Altmemphy) in Cylone IV.When I simulate the this HPCII controller with Micron 1Gb DDR2 simulation model,strange things happened:1)when simulati...Show More
Recent DiscussionsJESD204B Multi-Link Implementation with AD9695 ADCs Having Different Lane Counts (L=4 and L=2)Cyclone 10 GX Transceiver Power-Up Calibration Time (~353 ms) Analysis RequestTeransceiver & FPGAF-tile ethernet hard ip in agilex7System ID IP Timestamp Issue