Forum Discussion

Honored Contributor

15 years ago

HDL-master for SDRAM controller

Hi, I'm trying to connect my own hdl-master with DDR SDRAM Controller (MegaCore) for writing in off-chip memory. This UG (http://www.altera.com/literature/ug/ug_ddr_sdram.pdf) doesn't contain ...

Altera_Forum

Honored Contributor

14 years ago

The avalon specification is here (http://www.altera.com/literature/manual/mnl_avalon_spec.pdf).

Writing to the base address should work. Just remember that on an avalon master interface, the address is byte aligned, and not word aligned like on a slave interface.

Forum Discussion

HDL-master for SDRAM controller

Recent Discussions

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang