Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

HDL Import

when i tried to import the hdl file to simulink, i got the following error message during the compilation:

-------------------------------------------------------------------------

Error: Cannot use value BYPASS of parameter CLOCK_ENABLE_INPUT_A with device family Stratix in altsyncram megafunction File: C:/Documents and Settings/Ming Ming/Desktop/Modulation/mle/romExp.vhd Line: 84

Error: Cannot use value BYPASS of parameter CLOCK_ENABLE_OUTPUT_A with device family Stratix in altsyncram megafunction File: C:/Documents and Settings/Ming Ming/Desktop/Modulation/mle/romExp.vhd Line: 84

Info: Elaborating entity "altsyncram" for hierarchy "romExp:n0|altsyncram:altsyncram_component"

Error: Can't elaborate user hierarchy "romExp:n0|altsyncram:altsyncram_component" File: C:/Documents and Settings/Ming Ming/Desktop/Modulation/mle/romExp.vhd Line: 84

Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings

Info: Allocated 168 megabytes of memory during processing

Error: Processing ended: Thu Oct 23 23:10:05 2008

Error: Elapsed time: 00:00:01

-------------------------------------------------------------------------

hereby i attach the file mention in th error message, romExp.vhd. can someone help to check whats went wrong? thansk alot!!!

3 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    18 years ago

    Can you compile your VHDL file in Quartus II without using DSP Builder? (If not then there's little hope that HDL Import would do any better - it has to call Quartus).

    Looks to me like you're instantiating an altsyncram with an invalid configuration for the device you've selected. Your best bet would be to read the manual/help for altsyncram.

    If you actually intend to target the Stratix device family, you will have to change your VHDL. If you don't, then you should use the Signal Compiler block to set a different device family.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    18 years ago

    Hi dabuk,

    ya, without using the dsp builder, i can compile the vhdl files in Quartus II.

    im trying to create a rom for LUT and people suggested to me to go for the altsyncram. i do not intend to target Stratix device family. i will be using Cyclone II, so what should i do?
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    18 years ago

    As I said: "you should use the Signal Compiler block to set a different device family."

    Just open the Signal Compiler interface and set the device family.