HDL import blocks, Simulink signal routing, and Altera port types

Hi, This is a bit of a vague question, but maybe one of you has experienced something similar, and hopefully found the reason for it. I have several components I have imported as HDL black...