Altera_ForumHonored Contributor16 years agoHDL import - Multiple clock error Hi, I was trying to convert the DE2 i2sound example (found in the DE2 demonstrations) to a DSP builder model file using HDL import technique. But i'm having a problem with multiple clocks ( 2 inte...Show Morei2sound.zip128 KB
Altera_ForumHonored Contributor16 years agoCould you quote the whole error message with any context there is?
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO