Altera_ForumHonored Contributor14 years agoHD SDI and Clocked Video Input issues I'm having trouble integrating an HD SDI transceiver into my existing Stratix IV GX video design. I've ended up stripping it down to a single video path and integrating in the AN600 design to debug ...Show More
Recent DiscussionsMCDMA IP D2H Queue Reset Failure during Channel Re-allocationInterface LVDS to Gigabit transceiversAgilex 7 R-Tile CXL IP: D2H write bandwidth does not scale with dual CAFU AXI-MM portsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted