Generate the VHDL/verilog from a simulink model consists with AlteraDSP blocks

Hi,

Pls let me know how can I generate VHDL/verilog files from simulink model that consists of AlteraDSP components.

Thanks