Forum Discussion

Honored Contributor

16 years ago

Gate level simulation in ModelSim with DSP Builder generated designs

I try to further verify my design in DSP-Builder by applying gate-level simulation in Altera-ModelSim. But some modules which have no problems in RTL simulation do not work in the port-synthesis and ...

Altera_Forum

Honored Contributor

16 years ago

you shouldn't have to compile any libraries when using ModelSim-AE.

i'm not sure what the problem is but i recommend trying to simulate using the NativeLink flow which usually does a good job setting up the simulation:

http://www.altera.com/literature/hb/qts/qts_qii53001.pdf

Forum Discussion

Gate level simulation in ModelSim with DSP Builder generated designs

Recent Discussions

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example