functional simulation of IP core

Can you create functional simulation netlist or verilog files for designs using opencore plus IP for use with EDA tools such as NCsim or verilog xl. Does this require a licence for the IP?