Altera_ForumHonored Contributor17 years agofunctional simulation of IP coreCan you create functional simulation netlist or verilog files for designs using opencore plus IP for use with EDA tools such as NCsim or verilog xl. Does this require a licence for the IP?
Recent DiscussionsR-Tile Message Bus SignalsReconfigure Agilex-7 with PCI IP causes system rebootFitter cannot ...Where is High Speed Transceiver Demo Design in FPGA Wiki ?Enabling DFE Adaptation on Cyclone 10 GX