For Cyclone 10 is it acceptable to generate CLKUSR from a PLL?

Question

We are using the Cyclone 10 PCIe Hard IP.  Is it acceptable to generate the CLKUSR clock from a PLL in the same device?  We are not concerned about the delay that will be caused.

rahul_s_intel1 · Answer

better to use from the FPLL

rahul_s_intel1 · Answer

I am also assuming you are using Cylcone 10 GX

Forum Discussion

For Cyclone 10 is it acceptable to generate CLKUSR from a PLL?

2 Replies

Recent Discussions

What Bank Mode of LPDDR5 does Agilex 5 support?

What is source clock of rx_core_clkout of Serial Lite IV IP

Confusion for TX Clock direction for Triple Speed 1G Ethernet IP?

Agilex 5: Connecting multiple AXI Masters to DDR without explicit Interconnect IP

Behavior of 10 GX Avalon-MM Interface for PCI Express* IP Core when byteenable=16'h0000