Forum Discussion
Altera_Forum
Honored Contributor
14 years agoIn your zero latency example, it's true you would wait 10 cycles to see the data_out change, but you wouldn't wait any cycles at all to see valid_out change. That's why it has latency 0. The latency of 10 is functionally part of the design.