Forum Discussion
Altera_Forum
Honored Contributor
16 years agoThey have a minimum pipeline delay of 7 respectively 5 cycles, more if highest clock frequency is intended.
They have a minimum pipeline delay of 7 respectively 5 cycles, more if highest clock frequency is intended.