Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

FIR filter design with IEEE 754 half-precision floating point

Hi All We are in the initial phase of a project which implements processing of biomedical signals. I am trying to implement FIR filter with IEEE 754 half-precision (16-bit) floating point ari...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

No ADC uses floating point format, also it's usage for signal processing is questionable. 16 up to 24 bit fixed point format seems to be more suitable.

Data width is a matter of signal dynamic (signal to noise ratio), not absolute signal level. Low level signal have most likely smaller signal to noise ratio and don't have so much significant bits.

--- Quote End ---

Thanks for the quick response.

If I am going with fixed point, I have another quick question regarding rounding of 32-bit to 16-bit after fixed-point multiplication of two 16-bit numbers.

Could you please give some insight into this? Let us assume, I am assigning MSB for Sign bit, 4 bits significant and 11 bits for fractional (any IEEE standard for this?)

Thanks a lot.