Altera_ForumHonored Contributor17 years agoFIR Compiler 7.2 MCV Clock to compute greater than 1 Hi all, I've been struggling with this for a while and maybe someone can shed some light on it. I am using the FIR Compiler 7.2 to create a FIR Filter that uses the MCV architecture wi...Show More
Recent DiscussionsCORDIC ATan2 Failed to GenerateF-Tile Ethernet Hard IP Design Example - TestbenchF-tile-ethernet-hard-ip TX/RX MAC Segmented Client InterfaceF-tile 10GBASE-R firecode FEC IP (Agilex 7)Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5