Altera_ForumHonored Contributor15 years agoFilter output value is lower than expected Hi, I have a fir compiler with the following settings: Input Bit Width: 16 Coefficient Scaling: Auto with 16 Bits Filter Type: LP with 37 Coefficients Sample Rate: ...Show More
Altera_ForumHonored Contributor15 years agothanks kaz! I scaled the coefficients as you said and now I get the right output signal.
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design