Altera_ForumHonored Contributor9 years agoFIFO IP is getting empty at a faster rate Hi, I'm using a FIFO IP with width of the fifo being 16 bit and the depth of the fifo buffer is 16384 words. I'm using the MAX10 development kit and interfacing it with Matlab. The baud rate is...Show More
Altera_ForumHonored Contributor9 years agoYou never indicate the rate that data is being written to the FIFO.
Recent DiscussionsRegarding MIPI CSI 2 TXCXL IP type2 ED failed at the final assembler stage due to unlicensed IP in Ver 25.1Agilex 7 R-Tile CXL IP Support for QoS DevLoad and PCIe ATSCORDIC ATan2 Failed to GenerateF-Tile Ethernet Hard IP Design Example - Testbench