Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

FFT problem. Simulation vs HW's execution

Hi, I'm having some problems with the utilization of the FFT IP from altera. I have a architecture that uses 4 FFTs in paralel. The simulation in the modelsim the project is doing fine. But when I've...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

If you have 4 instants of same ip in parallel with exactly same input then they should give same output.

If not either your inputs are not timed together or you have timing problem.|Have you set your sdc timing constraints?

--- Quote End ---

Yes i have one sdc with timing constraints. The sdc has a lot of constraints related the GIDEL plataform, but related to my desing it has only one constraint about the frequency of the clock of my top module.

Thanks for the fast reply!!!