fail to access DDR2 SDRAM with Stratix III EP3SL340F1517I3

We are trying to implement a DDR2 controller example in an FPGA board designed by ourselves. The function simulation with the DDR2 controller IP is good in the modelsim. But after generating it in th...