ERROR: (vlog-7) Failed to open, trying to run Intel example project in ModelSim
Tool = Quartus Pro 2019.1, ModelSim 10.6d (subscription edition) FPGA Component = Stratix 10 (1SX280LU2F50E2VG)
I am running into a problem with the simulation of example design for the Low Latency Ethernet 10G MAC IP. I created an IP component using an example design preset for the IP as below. I then generate the example design for this IP.
10M/100M/1G/2.5G/5G/10G USXGMII Ethernet with 1588 Example Design (Stratix 10)
I open ModelSim and change directory to <example_path>/simulation/ed_sim/mentor. Then I type "source tb_run.tcl" in the transcript window. Intel User Guide 20073 explains this process (section 1.3). The script begins running for a while and then I get the following error.
** Error: (vlog-7) Failed to open design unit file "../../../rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_eth_1588_tod_10g/altera_merlin_slave_translator_191/sim/address_decoder_channel_eth_1588_tod_10g_altera_merlin_slave_translator_191_x56fcki.sv" in read mode.
I've searched online for solutions and found some. I've tried the following:
- Windows path depth too long - I reduced the path length but still get error.
- One post suggested rebooting - I rebooted but still get the error.
- A post suggested checking that file exists - I verified the .sv file in the error message is present and not read only.
Anyone have any other suggestions? I tried two other presets in the IP and they all fail at exactly the same point and exactly the same SV file.