Error (171172): Detected conflicting assignments - for clock input

Hi, I created a design in DSP Builder and generated the QIP and VHDL files. I then included the top level VHDL file in a Verilog file in order to make port and DAC connections on the DE4 board...