Endianess of Avalon-ST Packets to PCI Express TLPs for IP Compiler for PCI Express

Hi, we are using PCIE Express Hard IP to interface both PowerPC and Intel X86. The difference that influences our FPGA user logic is the endianness of two processors. PowerPC is Big ...