Altera_ForumHonored Contributor16 years agoDynamic Reconfiguration and Clock problems Hi, I've tried compiling the altera's reference design for dynamic reconfiguration and it compiles perfectly. In the design there are 4 gxb each with 2 refclock and one reconfig module. Howev...Show More
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO