Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

dummy core between two VIP using SOPC builder

Hi all I am working on a simple Verilog block that should interface with avalon-ST and avalon-ST protocol. right now, the code I've written for sopc builder is this --- Quote Start --- ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Hi

yes, essentially after the SOP condition, every packet is sent ad data_valid high signal (as from the vip datasheet). So when i get a valid video packet I can process that packet.