Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

dummy core between two VIP using SOPC builder

Hi all I am working on a simple Verilog block that should interface with avalon-ST and avalon-ST protocol. right now, the code I've written for sopc builder is this --- Quote Start --- ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Hi

no, I didn't, but for my application is not a big problem a latency of 3 clock cycles..

using "assign" instead of registers, the block does not need latencyes (is like a wired connection...)

beste regards

Phate