Altera_ForumHonored Contributor15 years agoDoes SDR SDRAM controller have pin restrictions? Hello. I'm using the Altera Single Data Rate SDRAM controller for a NIOS2 Cyclone4E design. Does the SDR SDRAM controller have any pin restrictions like the DDR controllers have, or can I ...Show More
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design