Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Does changing the Simulink simulation options change the HDL code generation

Hello all, I am a DSP Builder starter and having read the DSP Builder Advanced Blockset manual I still have some questions. So is it so that the VHDL code generation is affected by changin...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

--- Quote Start ---

Its only depent on the blocks, but you can only generate VHDL code from fixed step solver.

--- Quote End ---

I do not get this...

How can it be only dependent on blocks but if i change the solver to variable step, no code is generated? So it is actually dependent.

I opened an DSPBA example (motor control - ALU Folded) and the simulation settings is variable step. Also in the manual it is stated that for ALU folding I need a variable step (for simulation).