Forum Discussion
Altera_Forum
Honored Contributor
12 years agoDoes changing the Simulink simulation options change the HDL code generation
Hello all, I am a DSP Builder starter and having read the DSP Builder Advanced Blockset manual I still have some questions. So is it so that the VHDL code generation is affected by changin...
Altera_Forum
Honored Contributor
12 years agoIts only depent on the blocks, but you can only generate VHDL code from fixed step solver.