Forum Discussion
Altera_Forum
Honored Contributor
12 years agojust some generation purpose io ports to control can bus soft ip core, as:
can_cs output can_rst output can_wr output can_rd output can_ale output can_dat[0:7] bidirection & can_irq(input) to caputrue interrput from can ip core