Altera_ForumHonored Contributor16 years agoDeInterlacer, Double Buffering and Stalling Behavour Hi, Does anybody know what the de-interlacer, using double buffering and the weave algorithm, will do when the output is stalled long enough so that the input has finished the current input bu...Show More
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programmingInquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5F-tile 10GBASE-R firecode FEC IP (Agilex 7)F-Tile Ethernet Hard IP Design Example - Testbench